Silicon-Photonic Electro-Optic Phase Modulators Integrating Transparent Conducting Oxides

Georgios Sinatkas, Student Member, IEEE, and Emmanouil E. Kriezis, Senior Member, IEEE

Abstract—Higher-order digital modulation formats are demonstrated by electrically inducing free-carrier concentration changes in thin films of transparent conducting oxides, integrated into well-established silicon-photonic waveguiding architectures. The proposed near-infrared modulators employ as physical platforms the silicon-rib and silicon-slot waveguides, exploiting the highly dispersive and carrier-dependent epsilon-near-zero behavior of transparent conducting oxides to modulate the optical carrier. Advancing the existing studies on conventional amplitude modulation, phase-shift keying formats are investigated in this work, using a rigorous and physically consistent modeling framework that seamlessly combines solid-state physics with Maxwell wave theory through carrier-dependent material models. The designed in-line modulators achieve $3 \, \text{dB}$ products in the order of 0.1 V mm/π, two orders of magnitude lower than their respective all-silicon or lithium niobate counterparts, accompanied by an insertion loss of about 3 dB/π. Switching speeds in the order of 50 GHz are feasible along with a potential for sub-pJ/symbol energy consumption, meeting the demands for on-chip optical modulation.

Index Terms—Silicon photonics, Electrooptic modulators, Charge carriers, Phase modulation, Indium tin oxide.

I. INTRODUCTION

Recent advances in materials science provide new outlooks for contemporary research on high-speed optical modulators. Stepping forward from the mature and well-established lithium-niobate (LiNbO$_3$) technology [1], modern material classes have attracted considerable attention as potential candidates for providing dynamically configurable media, including highly nonlinear organic molecules [2], two-dimensional (2D) materials (e.g. graphene) [3] as well as the here employed transparent conducting oxides (TCOs) [4]. TCOs uniquely exhibit an epsilon-near-zero (ENZ) behavior in the near-infrared (NIR) spectrum, allowing the TCO permittivity to range from dielectric to metallic values through tuning their free-carrier concentration.

The carrier-dependent and highly dispersive TCO permittivity in the NIR has already been exploited in plenty of amplitude-shift keying (ASK) designs, implementing the fundamental on-off keying (OOK) modulation scheme for either free-space [5], [6] or on-chip applications. In the latter case, both silicon-photonic [7]–[11] and (hybrid-) plasmonic platforms [12]–[22] have been investigated. The electro-optic (EO) control is usually achieved through field-effect changes in the carrier concentration of thin TCO films.

This work steps forward to study theoretically on-chip phase-shift keying (PSK) modulators with TCOs, which are more favorable in state-of-the-art telecom applications, having though attracted significantly less attention [23]. The investigated PSK modulators integrate TCO films in two of the most representative examples of silicon-photonic waveguides, the silicon-rib (Si-rib) and silicon-slot (Si-slot) designs. The modulators are studied using a rigorous and physically consistent framework, unifying both solid-state and electromagnetic physics on a common finite-element (FEM) platform [10]. This enables the accurate modeling of the EO effect, avoiding the unrealistic and approximate methods occasionally employed in the literature (Appendix).

The proposed configurations can efficiently demonstrate both binary (BPSK) and quadrature phase shift keying (QPSK) formats using in-line architectures of TCO-based waveguides. The necessary length does not exceed few hundreds of micrometers for both modulation schemes, with the BPSK insertion loss (IL) calculated in the order of 3 dB, increased to 5 dB for the QPSK scheme as an exchange to increased bit rates. The average energy consumption is rigorously calculated in the order of 1 pJ/symbol, with the Si-slot design outperforming its Si-rib counterpart in terms of efficiency due to enhancing the light-matter interaction. The proposed modulators additionally support switching speeds of several tenths of GHz, calculated through strict temporal studies, suggesting a viable solution for on-chip optical modulation.

The remainder of this paper is organized as follows: In Section II, the underlying physical platforms and the EO switching mechanism of the TCO-based modulators are presented. The study of a TCO-based phase shifter follows in Section III, employed subsequently in Section IV as the primary building block for implementing the proposed modulators. The work is concluded in Section V.

II. PHYSICAL PLATFORMS

As underlying physical platforms, the Si-rib and Si-slot platforms are examined, Fig. 1. Both waveguides are loaded with a 10-nm thick indium tin oxide (ITO) layer, separated from the underlying n-doped Si by a 5-nm hafnium dioxide (HfO$_2$) spacer. A moderate $10^{18} \, \text{cm}^{-3}$ donor concentration is selected for Si, while a free-electron concentration equal to $10^{19} \, \text{cm}^{-3}$ is assumed for ITO, adequately high for ensuring its metallic state according to the Mott criterion [24], but sufficiently low for avoiding excessive optical losses. ITO is selected as the most widely studied and used TCO, providing mature fabrication and integration processes along with low...
resistance values [25]. Its properties are assumed thickness-independent, practically achieved by carefully controlling the deposition conditions [24].

The successive n-Si/HfO\(_2\)/ITO layers form a capacitor-like structure, which resembles the traditional metal-oxide-semiconductor (MOS) gate contact of field-effect transistors (MOSFETs). This structure is similarly used here for inducing carrier concentration changes in the waveguides by applying a bias difference between n-Si and ITO. Electrons are accumulated (depleted) in ITO under the application of a positive (negative) bias as shown in Fig. 5 of [10]. Equal and opposite electric charge is developed in the silicon layer in accordance with the charge conservation law. These carrier concentration changes modify in turn the NIR permittivity of the underlying materials, modulating eventually the complex effective refractive index, \( n_{\text{eff}} \), of the guided mode. Due to the significantly higher dispersion of TCOs in the NIR, the effect is mainly dictated by the changes in the ITO layer.

Due to its high free-electron concentration, the ITO thickness can be well restricted to 10 nm, avoiding this way an unnecessarily excessive overlap with the guided wave, reducing as well the fabrication cost. The use of the high-k HfO\(_2\) material, instead of the conventionally employed silicon dioxide (SiO\(_2\)), is strongly suggested by its higher dielectric constant (\( \varepsilon_{\text{HfO}_2} / \varepsilon_{\text{SiO}_2} = 25/3.9 \)) [26], supporting the very same field effect at lower biasing values and, thus, reducing the necessary energy consumption [10]. At the same time, its breakdown field [27] is adequately high to sustain the biasing conditions employed in this work.

Both (quasi) transverse electric (TE) and transverse magnetic (TM) modes are supported by the Si-rib structure in Fig. 1(a) with the former exhibiting enhanced interaction with ITO due to its double-sided overlap [10], and thereby solely examined hereafter. By opting for a narrow silicon-core (\( w = 180 \) nm), weak waveguiding conditions are established, increasing the interaction with the superimposed ITO layer, while the use of the HfO\(_2\) cladding prevents the mode from becoming leaky. Other high-index materials, such as chalcogenides glasses [28], can be equally preferred as dielectric claddings from an electromagnetic standpoint. For the Si-slot platform, the TE-polarized slot mode is of interest, being highly confined in the slot [10] and, thus, enhancing the light-matter interaction effects. Strong waveguide conditions are preferable in this case, achieved by reducing the slot width down to a few decades of nanometers using state-of-the-art lithography processes [29], [30]. Regarding the silicon-core height, the conventional 220 nm value is considered for both designs. The operating wavelength is \( \lambda = 1.55 \) \( \mu \)m and the respective material parameters are listed in Table I. The refractive indices for the semiconductor materials correspond to their equilibrium carrier concentration values.

The effect of the metal electrodes will not be considered in the subsequent calculations. It would generally result in a moderate increase of the total IL due to the excitation of the highly lossy surface plasmon polariton modes (SPPs), reversible, though, by proper engineering. The top ITO electrode does not favor the excitation of SPPs due to both examined modes being in principal TE polarized. The n-Si contacts result in a more pronounced effect, especially in the case of the weakly-guided Si-rib mode. The latter can be mitigated by properly regulating the geometric and material contact properties.

The EO switching effect is modeled by coupling the physics of wave optics, macroscopically described by the Maxwell’s equations, with the theory of solid-state physics, using classical, continuum medium models for the NIR permittivity. This multiphysics integration takes place on a finite-element method platform, COMSOL Multiphysics (C), avoiding the approximate techniques employed in the literature that occasionally overestimate the effect and result in spurious behavior (see Appendix). A detailed description of the modeling framework can be found in [10].

### III. Phase Shifter

The first step toward implementing phase modulation formats is the design of an elementary phase-shifting unit. A \( \varphi \)-radian phase shift (\( \varphi \geq 0 \)) can be achieved after a waveguide length \( L_\varphi \) equal to

\[
L_\varphi = \frac{\varphi}{k_0 |\text{Re}(n_{\text{eff}})|} = \frac{\varphi}{\pi |\text{Re}(n_{\text{eff}}(V_a) - n_{\text{eff},0})|}, \tag{1}
\]

inversely related to the absolute difference between the real parts of the effective indices at the reference unbiased state, \( n_{\text{eff},0} \), and at a selected biased state, \( n_{\text{eff}}(V_a) \). In (1), \( k_0 \) stands for the free-space wavenumber.

In Fig. 2(a), the signed difference \( \Delta \text{Re}(n_{\text{eff}}) \) and the mode loss \( \alpha \) in \( \text{dB/\mu m} \) are calculated for the Si-rib and Si-slot TE modes as functions of the applied bias \( V_a \). The results are derived by studying an 1D horizontal waveguide cut, parallel...
to the polarization of the dominant electric-field component $E_x$. The downgraded 1D structure is solved for the TM mode, having the $E_y$ component lying normal to ITO in order for the ENZ effect to manifest itself [10].

The study calculations show a sharp mode-loss increase around the threshold bias $V_{th} = 2.9$ V for both designs, coinciding with the onset of the ENZ region at the HfO$_2$/ITO interface, as shown in Fig. 2(b). The high losses are maintained for $V_a > V_{th}$ with the ENZ region simply being shifted further from the HfO$_2$/ITO interface, toward the inner ITO part. The electric-field peak is respectively shifted, Fig. 2(c), closely following the formation of the ENZ region and maintaining the highly lossy state.

At the same time, the real index part exhibits a non-monotonic behavior, with $|\Delta \text{Re} \{n_{eff}\}|$ peaking at $V_{th}$ for both designs, decreasing nearly symmetrically either side. A shift in the second decimal place is evidenced with respect to the unbiased state, an order of magnitude larger than the plasma-dispersion effect in silicon [34], justifying the interest in TCO-based phase-shifting units [35]. Contrasting the performance between the two platforms, the effect in the Si-slot design is significantly enhanced compared to its Si-rib counterpart, justifying the interest in both platforms despite the possible fabrication challenges of the Si-slot design.

Both geometries evaluated in Fig. 2(a) have been carefully engineered using the parametric studies presented in Figs. 3-4. The interaction is quantified in terms of the maximum (in absolute value) attainable $\Delta \text{Re} \{n_{eff}\}$, achieved between the unbiased state and $V_{th}$, taking as well into account the respective loss penalty, calculated at $V_{th}$ in dB/μm. In Fig. 3, the impact of both silicon width $w$ and cladding thickness $t$ on the Si-rib platform are parametrically examined, justifying setting them equal to 180 nm and 150 nm, respectively. Similarly, a silicon width $w$ equal to 180 nm is selected for the Si-slot platform, Fig. 4(a). However, in contrast to the optimally weak waveguiding conditions of the TE Si-rib mode, strong waveguiding is preferable in this case, Fig. 4(b). Opting for a 20-nm wide slot may appear challenging from a fabrication standpoint, yet is totally feasible by the recent advances in the contemporary, state of the art lithography technology [29], with [30] suggesting a promising alternative for successively occupying the 20-nm slot with the HfO$_2$ and ITO layers. The dashed lines in Figs. 3 to 4 incorporate additionally the free-carrier effect in silicon.
length for achieving a single rad of phase shift. In the same figure, the respective $IL_{\text{rad}}$ penalty is plotted, calculated as the product between $L_{\text{rad}}$ and the per-unit-length mode loss, providing the total loss per rad of phase shift. Both metrics are examined as functions of $V_a$ for values up to 5 V. The dashed lines correspond to the respective 1D calculations, proven in relatively close agreement with the rigorous 2D solution, encouraging the preliminary 1D evaluation due to its considerably reduced computational cost.

In Fig. 5, two opposing design options are identified, each of which emphasizing either on compact or low-loss devices, with the respective biasing regions highlighted with blue and red shaded areas, respectively. Specifically, a minimum $L_{\text{rad}}$ is achieved for both designs at $V_{th} = 2.9$ V, coinciding with the peak change in Re{$n_{eff}$}, Fig. 2(a), but also with the onset of the highly lossy ENZ-region. As a result, even though a significantly reduced shifting length as short as 7 $\mu$m/rad (25 $\mu$m/rad) can be achieved for the Si-slot (Si-rib) platform, an excessive loss equal to 3.9 dB/rad (3.7 dB/rad) has to be tolerated. The latter falls down to the ultimate low of 1 dB/rad in the red shaded area, at a phase-shifting bias equal to 1.8 V (2 V) for the Si-slot (Si-rib) platform, having to compromise though for a longer shifting length around 27 $\mu$m/rad (69 $\mu$m/rad). Targeting the design of low-loss phase shifters hereafter, biasing values around 2 V are selected, lying below the $V_{th}$ threshold. This constitutes an essential deviation from the design principles of the TCO-based amplitude modulators [10], [22], which capitalize instead on the step-like loss behavior of the ENZ effect.

**IV. PHASE MODULATION FORMATS**

The designed phase-shifting units are favorable for several length-critical applications, including delay lines and interferometric configurations. An indicative comparison of their phase modulation efficiency to selective contemporary nanophotonic components is compiled in Table II; though a direct comparison may not equally apply to all cases, due to experimental data being included as well, the proposed designs demonstrate a strong potential in nearly all metrics. Most notably, a record low $V_a L_{\pi}$ product is predicted due to the simultaneous reduction in both $V_\pi$ and $L_{\pi}$ values. In this work, the designed phase-shifting units are used as building units for demonstrating PSK modulators, starting from the fundamental BPSK scheme and continuing to the more elaborate QPSK, Fig. 6.

---

**TABLE II**

COMPARISON OF PHASE MODULATION EFFICIENCY IN NANOPHOTONIC COMPONENTS.

| Material platform     | $V_a$ ($\text{V/mm}$) | $|V_a|$ (V) | $L_{\pi}$ ($\mu$m) | $IL_{\text{rad}}$ (dB/rad) |
|-----------------------|-----------------------|------------|---------------------|---------------------------|
| LiNbO$_3$ [1]*        | 36.0                  | 9.0        | 4000                | 0.60                      |
| Carrier-effects in Si [36]* | 8.50              | 10         | 1000                | 1.90                      |
| Silicon-organic hybrid [2]* | 11.0              | 22         | 500                 | 0.64                      |
| Single-layer graphene [37] | 5.20              | 6.1        | 850                 | 0.84                      |
| This work (Si-slot)   | 0.15                  | 1.8        | 84                  | 1.00                      |

* Experimental works

---

**Fig. 5.** (a) Si-rib and (b) Si-slot cross-sectional geometry, optimized for use in phase-shifting applications. In (c) and (d) the necessary interaction length $L_{\text{rad}}$ for achieving a single radian phase shift is plotted as a function of the phase-shifting bias $V_a$ for the Si-rib and Si-slot waveguides in (a) and (b), respectively, along with the resulting total loss $IL_{\text{rad}}$. The solid lines refer to rigorous 2D studies, being in close agreement to the respective 1D results, represented by the dashed lines.

**Fig. 6.** Constellation diagrams for the (a) BPSK and (b) QPSK modulation format. A maximum of $\pi$- and $3\pi$/2-radian phase shift is necessary with respect to a reference state for implementing the BPSK and QPSK constellation diagram, respectively.

**Fig. 7.** Dual-segment modulation configurations implementing both BPSK and QPSK modulation formats, developed on the (a) Si-rib and (b) Si-slot platforms. Each segment is independently biased, being electrically insulated from one another by an intermediate, arbitrarily long, buffer waveguide of undoped silicon.
A. Binary phase-shift keying (BPSK) modulator

A BPSK modulation scheme requests a $\pi$-radian phase difference between its binary states. With reference to Fig. 5, a TCO-based phase shifter on the Si-slot (Si-rib) platform is capable of achieving a $\pi$-radian phase-shift under a $V_\pi$ bias equal to 1.8 V (2 V) and after an interaction length $L_j$ of 84 $\mu$m (216 $\mu$m), introducing 3.1 dB (3.4 dB) of IL. Thus, the $V_\pi L$ product, which is conventionally used for evaluating the phase-shifting performance, is calculated in the order of 0.1 V$\cdot$mm, two orders of magnitude lower than the respective silicon-based counterparts reported in the literature [38].

To additionally ensure a balanced BPSK constellation, the principal $\pi$-radian phase-shifting unit is followed by a separately addressable balancing waveguide segment $L_b$ in cascade architecture as illustrated in Fig. 7. The $L_b$ segment manages to equalize the losses between the two states, equating them to the loss penalty paid for achieving the $\pi$-radian phase shift. The length of the phase-shifting unit is suitably adjusted to $L_b$. Both lengths can be calculated by solving the linear equation system,

$$
\begin{align*}
\begin{bmatrix}
\text{Re}(k_0^{(2)} - k_0^{(1)}) & \text{Re}(k_0^{(2)} - k_0^{(1)}) \\
\text{Im}(k_0^{(2)} - k_0^{(1)}) & \text{Im}(k_0^{(2)} - k_0^{(1)})
\end{bmatrix}
\begin{bmatrix}
L_0 \\
L_b
\end{bmatrix}
= \begin{bmatrix}
\pi \\
0
\end{bmatrix},
\end{align*}
$$

with the first relation ensuring the $\pi$-radian phase shift between the two states and the second the IL equality. In (2), $k_i^{(j)} = \text{Re}(k_i^{(j)}) - j\text{Im}(k_i^{(j)})$ stands for the bias-dependent wavenumber at the $j$-th modulation state of the $i$-th segment, with $i$ and $j$ obtaining values in $\{\theta, b\}$ and $\{1, 2\}$, respectively. Judiciously selecting the biasing conditions of the $j$-th segment at each $j$-th state allows for straightforwardly solving (2) with respect to the unknown length vector $[L_\theta, L_b]^T$.

The design specifications for both Si-rib and Si-slot platforms are listed in Table III. Evidently, the $L_\theta$ segment undertakes the principal phase-shifting operation, while the few-micrometer long $L_b$ segment contributes with a loss-balancing role. The designed BPSK modulators result in an overall IL around 3 dB, with the Si-slot platform reasonably allowing for more compact configurations. It is noted that even more compact designs could be achieved by opting for phase-shifting conditions in the blue shaded area of Fig. 5 instead of the red one, bound though to suffer from a significantly higher IL penalty.

B. Quadrature phase-shift keying (QPSK) modulator

Similar steps can be followed to demonstrate higher order phase-modulation schemes such as the QPSK format, equivalently referred to as four-quadrature amplitude modulation (4-QAM), Fig. 6(b). In this case, the peak phase shift with respect to the reference state equals $3\pi/2$ radians, accumulated according to Fig. 5 after an $L_{3\pi/2}$ interaction length of 127 $\mu$m (324 $\mu$m) and under a $V_{3\pi/2}$ bias of 1.8 V (2 V) for the Si-slot (Si-rib) waveguide, resulting in a minimal of IL equal to 4.7 dB (5.1 dB). This $3\pi/2$-radian phase shifter is subsequently used as the principal phase-shifting block in designing a QPSK modulator, similarly to the $\pi$-radian phase shifter employed for the BPSK modulator.

The conditions holding for the $j$-th state of the QPSK modulator, where $j = 1–4$, are similar to those of the BPSK implementation in (2), cumulatively summarized in the following equation system

$$
\begin{align*}
\begin{bmatrix}
\text{Re}(k_0^{(4)} - k_0^{(1)}) & \text{Re}(k_0^{(4)} - k_0^{(1)}) \\
\text{Im}(k_0^{(4)} - k_0^{(1)}) & \text{Im}(k_0^{(4)} - k_0^{(1)})
\end{bmatrix}
\begin{bmatrix}
L_0 \\
L_b
\end{bmatrix}
= \begin{bmatrix}
\phi \\
0
\end{bmatrix},
\end{align*}
$$

with the first relation representing the phase shift of the $j$-th state with respect to the reference state, $\phi = (j - 1)\pi/2$, while the second equation ensures the IL equality among all four states.

Tailored solution options can be employed for solving (3) at each state, depending on the desired specifications. For minimum IL, it would be sufficient to maintain the peak loss, manifested at the maximum phase-shifted state $j = 4$, as low as possible by selecting its biasing conditions in the red shaded area of Fig. 5. The design specifications for the QPSK modulator are listed in Table IV for both Si-rib and Si-slot platforms. As expected, the QPSK modulators suffer from greater ILs ($\approx 5$ dB) compared to their BPSK counterparts, with higher order phase-modulation schemes being inevitably more lossy in exchange for increased bit rates.

C. Modulation speed and energy consumption

In Fig. 8, the mode-loss temporal behavior is illustrated under the application of a 20-ps rectangular pulse (dashed
line). The 10% – 90% rise time is set to 1 ps, while its peak amplitude is examined parametrically. To aid visualization, each loss curve has been normalized with respect to its peak value, after being reduced by the IL at the unbiased state.

In principle, due to the field-effect nature of the employed switching mechanism, the modulation speed is solely limited by the resistance-capacitance (RC) constant. The latter is bias-dependent as implied by the decreasing rise times of the loss curves for increasing amplitude values in Fig. 8. This means that the slowest rise time imposes a bottleneck to the ultimate modulation speed. With reference to Tables III and IV, pulse amplitudes approximately as low as 2 V and 1 V are used in the BPSK and QPSK designs, respectively, allowing for switching speeds as high as 48 GHz, even though ultra-high speeds, well-exceeding 100 GHz, are supported for pulses of higher amplitude, denoted in Fig. 8. The modulation bandwidth is calculated by $B = 0.355/t_r$, where $t_r$ stands for the 10%-90% rise time of the loss curve. The temporal performance of both Si-rib and Si-slot platforms is evaluated in Table V for both BPSK and QPSK schemes. An increase in the modulation speed can be achieved by reducing the silicon resistivity, principally contributing to the total structure resistance. Raising the dopant concentration to about $5 \times 10^{18} \text{cm}^{-3}$, modulation speeds above 50 GHz are feasible.

The energy demands of the proposed modulators are consistently estimated by summing the energy provided by the voltage source at each charging state transition, weighted by the respective occurrence frequency. This method is not based on calculating the $CV^2$ product, which generally introduces an ambiguity in the case of multi-level modulation formats. Specifically, the energy for switching between two states $j$ and $j'$ equals $W_{ij'} = V_j' \Delta Q_{ij'}$, expressing the necessary work for increasing the total charge by $\Delta Q_{ij'} = Q_j' - Q_j$ at a $V_j'$ potential. The $W_{ij'}$ energy incorporates both the energy dissipated during the charging process and the respective stored in the structure, dissipated eventually during discharge. Thus, $W_{ij'}$ can be considered as the upper intrinsic limit for switching between the $j$-th and $j'$-th state.

With reference to the dual-segment modulators in Fig. 7 and with respect to the notation adopted in Tables III and IV, the total energy consumption per symbol can be expressed as

$$W_e = \sum_i \sum_{j,j'} p_{jj'} V_i^{(j')} \Delta Q_i^{(jj')}$$

(4)

where $i$ denotes the modulation segment and $j$, $j'$ the initial and final state, respectively. In (4), only the charging transitions $j \to j'$ should be considered, i.e., $\Delta Q_i^{(jj')} > 0$, with the rest transitions having either no energy penalty, $\Delta Q_i^{(jj')} = 0$, or resulting in the dissipation of the already considered stored energy, $\Delta Q_i^{(jj')} < 0$. The $p_{jj'}$ coefficient weights the contribution of each transition by its occurrence frequency, being equal to 1/4 and 1/16 in the case of equiprobable BPSK and QPSK modulation schemes, respectively. The potential $V_i^{(j')}$ coincides with the source bias at the final state $j'$, while the charge difference $\Delta Q_i^{(jj')}$ is given by

$$\Delta Q_i^{(jj')} = L_i \int_S ([|\rho_j'(r)| - |\rho_j(r)|]) dS$$

(5)

with $\rho(r)$ standing for the steady-state space charge density on the cross-section of each $L_i$-long modulation segment, integrated over either the silicon or ITO area $S$. The energy consumption is shown in Table V, estimated in the order of 1 pJ/symbol, with the Si-slot platform appearing about three times more efficient compared to its Si-rib counterpart due to providing reduced interaction lengths. Interestingly, the QPSK format exhibits only slightly higher energy demands compared to the BPSK scheme since both implementations share the same biasing range. Sub-pJ/symbol energy consumption can be achieved by opting for shorter designs (blue-shaded area in Fig. 5), having to tolerate though a larger penalty on the IL.

V. SUMMARY AND CONCLUSIONS

Higher-order phase modulators based on TCO-loaded silicon waveguides were rigorously studied, exploiting the highly dispersive and carrier-dependent permittivity of TCOs in the NIR. Both TCO-based Si-rib and Si-slot platforms yield a $V_L$ product in the order of 0.1 Vnm, at the expense of an IL penalty around 3 dB/π, outperforming in terms of phase modulation efficiency existing material platforms. By employing in-line, dual-segment architectures, the design of BPSK and QPSK modulators of few hundreds of micrometers is demonstrated, exhibiting ILs around 3 and 5 dB, respectively. The proposed modulators support a 50 GHz speed potential and a sub-pJ/symbol energy consumption, suggesting thereby a viable solution for on-chip optical modulation.
Comparing to existing modulation architectures, the employed dual-segment configuration is much simpler, avoiding complex interferometric or bandwidth-limited resonant structures. For example, the conventional Mach-Zehnder modulators (MZMs) employ challenging Y-junctions and sensitive MZ interferometers, scaling also in complexity for higher-order formats. A QPSK MZM would require a nested configuration, with the modulation performance depending rather on the reliability of the driving circuit for achieving precise phase swings.

In conclusion, this work contributes to the highly active field of TCO-based modulators by rigorously investigating the less studied, yet more favorable, PSK modulation schemes. The uniform layer approximation, extensively presented in the relevant literature [7]–[9], [14], [16], [17], [20], [23]. This approximation rectifies the misconceptions stemming from the approximate in [10], and the uniform layer approximation, extensively presented in the literature [7], [14], [16], [20].

Specifically, (6) leads to a jump in $\text{Re}\{n_{eff}\}$ near the threshold bias $V_{th}$ in contrast to the smoother behavior suggested by the DD model, which predicts instead a minimum for $\text{Re}\{n_{eff}\}$ at $V_{th}$, equivalent to the $-\Delta\text{Re}\{n_{eff}\}$ peak in Fig. 2(a). Moreover, $V_{th}$ appears downshifted by using the uniform layer approximation, due to (6) failing to account for the built-in potential $V_0 = 0.63$ V, inherently developed across the heterogeneous n-Si/HfO$_2$/ITO junction. This mismatch can be readily rectified by considering in (6) the reduced bias $V_a - V_0$, preferred in relevant works [20].

The $\text{Re}\{n_{eff}\}$ profile exhibits a large, first decimal point change when calculated by (6), an order of magnitude greater than the respective peak change suggested by the DD model, Fig. 9(d). A similar mode-loss overestimate is reported in Fig. 9(e), where the peak value, approximately equal to 4 dB/μm, well-exceeds the rigorously calculated DD value of 0.5 dB/μm. In addition, the uniform layer approximation predicts a symmetrical decrease in mode loss either side of its peak, being in shear contrast to the rigorously calculated step-like DD behavior, further corroborated by the results in [22]. Thus, apart from overestimating the ENZ behavior, the uniform layer approximation predicts artificial changes in the effective index, resulting in unrealistic designs. Opting for thicker accumulation layers would result in even more factitious and enhanced ENZ performance, highlighting the physical inconsistency of (6) for designing amplitude- and phase-modulation configurations.

**REFERENCES**


Georgios Sinatikas was born in Kastoria, Greece, in 1990. He received the Diploma degree in electrical and computer engineering from the School of Electrical and Computer Engineering, Aristotle University of Thessaloniki, in 2013, where he is currently a Ph.D. student. His research interests include the analysis and design of integrated nanophotonic devices, the study of free-carrier effects in semiconductors as well as the on-chip integration of novel materials.
Emmanouil E. Kriezis was born in Thessaloniki, Greece, in 1968. He received the Diploma degree in electrical engineering and the Doctorate degree from the School of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece, in 1991 and 1996, respectively. He joined the Department of Engineering Science, University of Oxford, Oxford, U.K., in 1998, initially as an Engineering and Physical Sciences Research Council Post-Doctoral Researcher. In 2001 he received the prestigious Royal Society University Research Fellowship to study light propagation in complex anisotropic media. Since 2014, he has been a Professor of optical and microwave communications with the Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki. His current research interests include nonlinear effects at optical frequencies, plasmonics, silicon photonics, graphene devices and liquid crystal photonics.